Host Interface (HI08)
Table 6-17. Interface Status Register (ISR) Bit Definitions
Bit Number
7
Bit Name
HREQ
Reset Value
0 (Hardware
and Software
reset)
1 (Individual
reset and
TREQ is set)
1 (Stop reset
and TREQ is
set)
Description
Host Request
If HDRQ is set, the HREQ bit indicates the status of the external transmit
and receive request output signals (HTRQ and HRRQ). If HDRQ is
cleared, HREQ indicates the status of the external host request output
signal (HREQ). The HREQ bit is set from either or both of two
conditions— the receive byte registers are full or the transmit byte
registers are empty. These conditions are indicated by status bits: ISR
RXDF indicates that the receive byte registers are full, and ISR TXDE
indicates that the transmit byte registers are empty. If the interrupt
source is enabled by the associated request enable bit in the ICR, HREQ
is set if one or more of the two enabled interrupt sources is set.
HDRQ
0
0
1
1
HREQ
0
1
0
1
Effect
HREQ is cleared; no host processor
interrupts are requested.
HREQ is set; an interrupt is requested.
HTRQ and HRRQ are cleared, no host
processor interrupts are requested.
HTRQ or HRRQ are set; an interrupt is
requested.
6–5
0
Reserved. Write to 0 for future compatibility.
4
HF3
0
Host Flag 3
Indicates the state of HF3 in the HCR on the DSP side. HF3 can be
changed only by the DSP56311. Hardware and software reset clear
HF3.
3
HF2
0
Host Flag 2
Indicates the state of HF2 in the HCR on the DSP side. HF2 can be
changed only by the DSP56311. Hardware and software reset clear
HF2.
2
TRDY
1
Transmitter Ready
Indicates that TXH:TXM:TXL and the HRX registers are empty. If TRDY
is set, the data that the host processor writes to TXH:TXM:TXL is
immediately transferred to the DSP side of the HI08. This feature has
many applications. For example, if the host processor issues a host
command that causes the DSP56311 to read the HRX, the host
processor can be guaranteed that the data it just transferred to the HI08
is that being received by the DSP56311. Hardware, software, individual,
and stop resets all set TRDY.
CAUTION:
TRDY = TXDE and HRDF
1
TXDE
1
Transmit Data Register Empty
Indicates that the transmit byte registers (TXH:TXM:TXL) are empty and
can be written by the host processor. TXDE is set when the contents of
the transmit byte registers are transferred to the HRX register. TXDE is
cleared when the transmit register (TXL or TXH according to HLEND bit)
is written by the host processor. The host processor can set TXDE using
the initialize function. TXDE can assert the external HTRQ signal if the
TREQ bit is set. Regardless of whether the TXDE interrupt is enabled,
TXDE indicates whether the TX registers are full and data can be latched
in (so that polling techniques may be used by the host processor).
Hardware, software, individual, and stop resets all set TXDE.
DSP56311 User’s Manual, Rev. 2
6-26
Freescale Semiconductor
相关PDF资料
DSPAUDIOEVMMB1E BOARD MOTHER DSP563XX
DSPIC30F2010 DEVELOPMENT KIT KIT DEV EMBEDDED C
DSTRM-KT-0181A DSTREAM DEBUG AND TRACE UNIT
DSUT1CSU SURGE SUPPR NETWORK W/GROUND
DTEL2 SURGE SUPPRESSOR PHONE RJ11/RJ45
DV003001 PROGRAMMER PICSTART PLUS 16C/17C
DV164035 MPLAB ICD3 IN-CIRC DEBUGGER
DV164039 KIT DEV PIC24FJ256DA210
相关代理商/技术参数
DSP56311EVMIG_D 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311EVMIG DSP56311EVM Sample Code
DSP56311EVMUM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Evaluation Module Hardware Reference Manual
DSP56311FACT 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Higher performance programmable DSP for demanding voice and data applications
DSP56311UM 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 24-Bit Digital Signal Processor Users Manual
DSP56311UMAD 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56311 Users Manual Addendum
DSP56311VF150 功能描述:数字信号处理器和控制器 - DSP, DSC 150Mhz/300MMACS 150Mhz EFCOP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150B1 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSP56311VF150R2 功能描述:数字信号处理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT